

### Features

- Pressure ranges:
  - 125 and 250 Pa Differential
  - 250 up to 600 Pa Gage
- Pressure total error band after Autozero : ± 1% FS
- 24-bit I<sup>2</sup>C digital output interface available
- Pressure calibrated and temperature compensated output
- Compensated temperature range: -20 to 85°C

### **Applications**

- CPAP / Sleep Apnea
- Ventilators
- Gas Flow Instrumentation
- Air Flow Measurement
- HVAC / VAV

# TPS ULTRA LOW PRESSURE DIGITAL SENSOR

# Gage & Differential Pressure Sensors

The TPS (TE Connectivity Pressure Sensors) are digital, ultra-lowpressure sensors offering state-of-the-art MEMS pressure transducer technology and CMOS mixed signal processing technology to produce a digital, fully conditioned, multi-order pressure and temperature compensated sensor in JEDEC standard SOIC-16 package with a dual vertical porting option (dual horizontal porting available for selected configurations). It is available in a gage and a differential pressure configuration.

The total error band after board mount and system level autozero is less than 1%FS. The warmup behavior and long-term stability further confirms its expected performance over the life of the part.

Combining the pressure sensor with a signal-conditioning ASIC in a single package simplifies the use of advanced silicon micro-machined pressure sensors. The pressure sensor can be mounted directly on a standard printed circuit board and a high level, calibrated pressure signal can be acquired from the digital interface. This eliminates the need for additional circuitry, such as a compensation network or microcontroller containing a custom correction algorithm.

The TPS products are shipped in tape & reel.

# **1 PERFORMANCE SPECIFICATION**

# 1.1 Part Number & Calibrated Pressure Ranges

Dual vertical port configuration :

| Part number | Alias <sup>1</sup>  | Рмім (Ра) | Рмах (Ра) |
|-------------|---------------------|-----------|-----------|
| 20032073-00 | TPS-250PD-CA1N-00-T | -250      | +250      |
| 20032001-00 | TPS-150PD-CA1N-00-T | -150      | +150      |
| 20032072-00 | TPS-125PD-CA1N-00-T | -125      | +125      |
| 20032074-00 | TPS-250PG-CA1N-00-T | 0         | +250      |
| 20032075-00 | TPS-300PG-CA1N-00-T | 0         | +300      |
| 20032002-00 | TPS-500PG-CA1N-00-T | 0         | +500      |
| 20032022-00 | TPS-500PG-CA2N-00-T | 0         | +500      |
| 20032076-00 | TPS-600PG-CA1N-00-T | 0         | +600      |

Dual horizontal port configuration :

| Part number | Alias <sup>1</sup>  | P <sub>MIN</sub> (Pa) | P <sub>MAX</sub> (Pa) |
|-------------|---------------------|-----------------------|-----------------------|
| 20032213-00 | TPS-250PD-BA1N-00-T | -250                  | +250                  |
| 20032214-00 | TPS-150PD-BA1N-00-T | -150                  | +150                  |
| 20032215-00 | TPS-125PD-BA1N-00-T | -125                  | +125                  |
| 20032216-00 | TPS-250PG-BA1N-00-T | 0                     | +250                  |
| 20032217-00 | TPS-300PG-BA1N-00-T | 0                     | +300                  |
| 20032218-00 | TPS-500PG-BA1N-00-T | 0                     | +500                  |
| 20032219-00 | TPS-600PG-BA1N-00-T | 0                     | +600                  |

Note :

1. Alias description is given on last datasheet page.

# 1.2 Absolute Maximum Ratings

#### All parameters are specified at VDD = 3.3 V / 5.0 V supply voltage at 25°C, unless otherwise noted.

| Characteristic                       | Symbol             | Min              | Max                | Units             |
|--------------------------------------|--------------------|------------------|--------------------|-------------------|
| Compensated Temperature              | Тсомр              | -20              | 85                 | °C                |
| Operating Temperature <sup>(a)</sup> | Top                | -40              | 105                | °C                |
| Storage Temperature <sup>(a)</sup>   | T <sub>STG</sub>   | -40              | 125                | °C                |
| Supply Voltage                       | V <sub>DD</sub>    | -0.3             | 6                  | V                 |
| Proof Pressure <sup>(c)</sup>        | P <sub>Proof</sub> | 7                |                    | kPa               |
| Burst Pressure <sup>(d)</sup>        | P <sub>Burst</sub> | 20               |                    | kPa               |
| Media Compatibility <sup>(a)</sup>   |                    | Clean, dry air c | ompatible with wet | ted materials (b) |

Notes:

- a) Tested on a sample basis.
- b) Wetted materials include Silicon, glass, gold, aluminum, copper, silicone, epoxy, mold compound.
  c) Proof pressure is defined as the maximum pressure to which the device can be taken and still perform within specifications after returning to the operating pressure range.
- d) Burst pressure is the pressure at which the device suffers catastrophic failure resulting in pressure loss through the device.

## 1.3 ESD

| Description                    | Condition                          | Symbol                | Min | Max | Units |
|--------------------------------|------------------------------------|-----------------------|-----|-----|-------|
| ESD HBM Protection at all Pins | AEC Q100-002 (HBM) chip level test | V <sub>ESD(HBM)</sub> | -2  | 2   | kV    |

## 1.4 External Components

| Description             | Symbol | Min | Тур | Мах | Units |
|-------------------------|--------|-----|-----|-----|-------|
| Supply bypass capacitor | CVDD   |     | 100 |     | nF    |

# 1.5 Operating Conditions

| Parameter   | Symbol                        | Conditions   | Min | Тур                  | Max | Unit |
|---|-------------------------------|--|-----|----------------------|-----|------|
| Supply Voltage  | VDD                           |  | 3.0 | 5.0                  | 5.5 | V    |
| Sleep supply Current                                    | lslp_25oC                     | VDD = 5.0V, T = 25°C<br>(no conversion, DAC off)   |     | 1.8                  | 8   | μΑ   |
| Standby supply Current                                  | lsty_25oC                     | VDD = 5.0V, T = 25°C<br>(no conversion, DAC off,<br>fast_start ="1")   |     | 156                  | 200 | μΑ   |
| Supply current during analog output                     | laout                         | VDD = 5.0 V, T = 25°C,<br>hvreg off, buffer on,<br>ratiometric output  |     | 362                  |     | μA   |
| Supply current<br>during active conversion <sup>1</sup> | lac_p<br>lac_Tr<br>lac_Tdsvdd | VDD = 5.0 V, T = 25°C,<br>svdd = 1.8 V, fadc = 1 MHz<br>excluding sensor current<br>pressure<br>resistive temperature<br>diode temperature |     | 2058<br>1857<br>1715 |     | μΑ   |

#### **TPS ULTRA LOW PRESSURE DIGITAL SENSOR**

Datasheet

| Parameter  | Symbol | Conditions   | Min   | Тур   | Мах   | Unit |
|--|--------|--|---|---|---|------|
| Conversion time for 1<br>conversion(P, T1 or T2)<br>based on:<br>fadc = 1 MHz<br>fast start<br>no CRC<br>no reload<br>with calculation<br>with transfer<br>add 10 us from sleep mode | Tconv  | OSR = 0<br>OSR = 1<br>OSR = 2<br>OSR = 3<br>OSR = 4<br>OSR = 5<br>OSR = 6<br>OSR = 7<br>OSR = 8<br>OSR = 9 | 0.07<br>0.10<br>0.15<br>0.27<br>0.50<br>0.96<br>1.89<br>3.76<br>7.48<br>14.93 | 0.08<br>0.11<br>0.17<br>0.30<br>0.56<br>1.07<br>2.09<br>4.14<br>8.24<br>16.43 | 0.09<br>0.12<br>0.19<br>0.33<br>0.62<br>1.19<br>2.32<br>4.59<br>9.14<br>18.24 | ms   |
| Start up time  | Tstart | Applying Power Supply to<br>digital output ready   |   | 16.2  |   | ms   |
| Wake up time   | Twaket | Wake up from sleep mode<br>Wake up from standby  |   | 30<br>0   |   | μs   |
| Digital I/O leakage  | lleak  | VDD = 5.0 V, T = 25°C  | -1  |   | 1   | μΑ   |

#### Note :

1. Analog output add 200µA

# 1.6 Operating Characteristics Table

#### All parameters are specified at $V_{DD}$ = 3.3 V / 5.0 V supply voltage at 25°C, unless otherwise noted.

| Characteristic  | Symbol              | Min | Тур        | Мах | Units  |
|---|---------------------|-----|------------|-----|--------|
| Digital Pressure Output <sup>@</sup> P <sub>MIN</sub> | DOUT <sub>MIN</sub> |     | 1'677'721  |     | Counts |
| Digital Pressure Output <sup>@</sup> P <sub>MAX</sub> | DOUT <sub>MAX</sub> |     | 15'099'485 |     | Counts |
| Digital Full Scale Span                               | DFS                 |     | 13'421'764 |     | Counts |
| Resolution  |                     |     | 24         |     | Bits   |
| Digital Output Total Error Band                       | DACC                | -1  |            | +1  | %FS    |
| Analog Pressure Output <sup>@</sup> P <sub>MIN</sub>  | AOUT <sub>MIN</sub> |     | 10         |     | %VDD   |
| Analog Pressure Output <sup>@</sup> P <sub>MAX</sub>  | AOUT <sub>MAX</sub> |     | 90         |     | %VDD   |
| Analog Full Scale Span                                | AFS                 |     | 80         |     | %VDD   |
| Analog Output Total Error Band                        | AACC                | -1  |            | +1  | %FS    |
| Temperature accuracy                                  | TACC                |     | 1          |     | °C     |

# **2 PACKAGE DIMENSIONS**









Lot number identification on top side

#### Notes:

- All dimensions in units of [mm]
- Moisture Sensitivity Level (MSL): Level 3
- Wetted materials: Silicon, glass, gold, aluminum, copper, silicone, epoxy, mold compound.
- [B] is tube connected to bottom side of sensor die.
- [T] is tube connected to top side of sensor die. Topside pressure is positive pressure. An increase in topside pressure will result in an increase in sensor output.
- Bottom plate is anodized lid.
- Robust JEDEC SOIC-16 package for automated assembly
- Manufactured according to ISO9001, ISO14001 and ISO/TS 16949 standards



#### SOIC-16 Dual Horizontal port (B) Package Dimensions

Lot number identification on top side

#### Notes:

- All dimensions in units of [mm]
- Moisture Sensitivity Level (MSL): Level 3
- Wetted materials: Silicon, glass, gold, aluminum, copper, silicone, epoxy, mold compound.
- [B] is tube connected to bottom side of sensor die.
- [T] is tube connected to top side of sensor die. Topside pressure is positive pressure. An increase in topside pressure will result in a increase in sensor output.
- Bottom plate is stainless steel
- Robust JEDEC SOIC-16 package for automated assembly
- Electrically isolate the bottom metal cover, do not connect to the cover and keep the board underneath free from electrical circuits.
- Manufactured according to ISO9001, ISO14001 and ISO/TS 16949 standards

# 2.1 Pinout functions

### Dual port

|        | Dual port    |
|--------|--------------|
| Pin No | Pin Function |
| 1      | Aout         |
| 2      | -            |
| 3      | -            |
| 4      | -            |
| 5      | -            |
| 6      | -            |
| 7      | SDO          |
| 8      | -            |
| 9      | -            |
| 10     | SDA          |
| 11     | SCL          |
| 12     | VSS          |
| 13     | I.C. (VDD)   |
| 14     | -            |
| 15     | -            |
| 16     | VDD          |

Notes:

• SDO : Refer to chapter Error! Reference source not found..

## 2.2 PCB design guidelines

Below suggested PCB footprint is recommended to ensure high mount assembly yields.



Following PCB finishes are compatible with SO16 package :

- Hot Air Solder Leveled (HASL)
- Organic Solderability Protectant (OSP)
- Electroless Nickel Immersion Gold (ENIG)
- Immersion Sn and Immersion Ag.

# **3 REFLOW PROFILE**

The actual profile parameters depend upon the solder paste used. The recommendations from paste manufacturers should be followed.

Below recommendations may be used as alternative solution.

| Profile Feature   | Sn-Pb Eutectic Assembly  | Pb-Free Assembly   |
|---|--|--|
| Preheat/Soak<br>Temperature Min (T <sub>smin</sub> )<br>Temperature Max (T <sub>smax</sub> )<br>Time (t <sub>s</sub> ) from (T <sub>smin</sub> to T <sub>smax</sub> ) | 100 °C<br>150 °C<br>60-120 seconds   | 150 °C<br>200 °C<br>60-120 seconds   |
| Ramp-up rate (T <sub>L</sub> to T <sub>p</sub> )  | 3 °C/second max.   | 3 °C/second max.   |
| Liquidous temperature (T <sub>L</sub> )<br>Time (t <sub>L</sub> ) maintained above T <sub>L</sub>   | 183 °C<br>60-150 seconds   | 217 °C<br>60-150 seconds   |
| Peak package body temperature (T <sub>p</sub> )   | For users T <sub>p</sub> must not exceed the<br>Classification temp in Table 4-1.          | For users T <sub>p</sub> must not exceed the<br>Classification temp in Table 4-2.          |
|   | For suppliers T <sub>p</sub> must equal or exceed<br>the Classification temp in Table 4-1. | For suppliers T <sub>p</sub> must equal or exceed<br>the Classification temp in Table 4-2. |
| Time $(t_p)^*$ within 5 °C of the specified classification temperature $(T_c)$ , see Figure 5-1.  | 20* seconds  | 30* seconds  |
| Ramp-down rate (T <sub>p</sub> to T <sub>L</sub> )  | 6 °C/second max.   | 6 °C/second max.   |
| Time 25 °C to peak temperature  | 6 minutes max.   | 8 minutes max.   |

1.Classification reflow profile



2.Classification profile

# **4 FUNCTIONAL BLOCK**

# 4.1 Memory mapping

The TPS Low Pressure sensor implements 2 major types of memory:

- 1. A few-time-programmable (FTP) non-volatile memory (NVM). The memory size is 2k-bit organized as 4 pages of 32 words.
- 2. Registers implemented as Flip-Flops. As used registers are 16-bit registers even some bits are not yet allocated.

NVM data are copied into register after power-up, reset/refresh commands and prior a conversion to allow faster data access during normal operations.



Figure 1: NVM / REG organization

#### 4.1.1 Non-Valatile Memory Mapping (NVM)

The TPS Low Pressure uses a memory IP that is a few-time-programmable (FTP) nonvolatile memory (NVM). This NVM is used to keep configuration data while not powered.

The 2k-bit memory is divided into 4 pages of 32 words. Three pages are written protected, and the following assignment is used:

- 1. Page 1 => manufacturing settings
- 2. Page 2 => manufacturing settings
- 3. Page 3 => manufacturing settings
- 4. Page 4 => user accessible

NVM can be directly accessed via the interface commands Erase/Write/Read NVM.

### 4.1.2 Register

Registers memory (REG) includes:

- 1. a mirror of the NVM data (register address range from 0x00 to 0x7F)
- 2. additional functional registers

Typically, registers are physically instantiated as Flip-Flops. Access to registers is direct via the interface commands *Write/Read* register.

The following convention is used:

- RO : Read in normal mode. Write in Unlock mode
- RW : Read/Write in normal mode
- RW\* : Read/Write special behavior
- R: Read only

During the initial 16ms timeframe following power-up and while safe mode is activated, the register retains the "default value during 16ms time window" as illustrated in the tables below.

During regular operation, registers hold the NVM content, which may consist of either the "default value after EWS" or newly programmed values.

The memory's integrity is verified directly on the register through a CRC check. This verification can be independently activated for each page using the "en\_crc\_px" flag. It occurs post-NVM to register mirroring and before each conversion process.

If a CRC error is detected, the "crc\_reg" flag in the "int\_0" register will toggle to "1". This error indication extends to the INT pin if both "general\_int\_en" and "en\_crc\_reg" are activated. However, this error does not halt the mirroring or conversion processes.

If "reload" is set to "1", one or two additional rounds of NVM to register mirroring will be executed, with the CRC recomputed. Those additional attempts are made before triggering the conversion process.

| 4.1.3 User Memory |
|-------------------|
|-------------------|

Datasheet

TPS ULTRA LOW PRESSURE DIGITAL SENSOR

| NVM liter Word name Register  | Word name   | _  |   |                                      |                       |                    |                     |         |              |                 | Data                          | Data [15:0]                   |            |                |                  |               |   |                 |                |
|---|---|--|---|--------------------------------------|-----------------------|--------------------|---------------------|---------|--------------|-----------------|-------------------------------|-------------------------------|------------|----------------|------------------|---------------|---|-----------------|----------------|
| Page Addr 255 WOUTHAND Addr   |   |  |   |                                      |                       |                    |                     |         |              |                 | 79 19                         | [A-CT]                        |            |                |                  |               |   |                 |                |
| dec Dec Hex [15] [14] [13] [12] [11]  | [15] [14] [13] [12] [11]  | [15] [14] [13] [12] [11]                                 | [15] [14] [13] [12] [11]                        | [13] [12] [11]                       | [12] [11]             | [11]               |                     |         | [10]         | [6]             | [8]                           | [2]                           | [9]        | [5]            | [4]              | [3]           | [2]   | [1]             | [0]            |
| 0 RW DIG 96 60  | DIG 96  | 96   | 0   |                                      |                       |                    |                     |         |              |                 | Reserved_0                    |                               |            |                |                  |               |   |                 | reload         |
| 1 RW PRES_4 97 61 Reserved_0 Presol(1:0]  | PRES_4 97 61 Reserved_0   | 97 61 Reserved_0   | Reserved_0                                      |                                      |                       | p_resol[1:0        | p_resol[1:0         | ol[1:0  | ]            |                 | p_ratio[2:0]                  |                               |            | p_filt[2:0]    |                  |               | p_osr[3:0]  | [0: 8].         |                |
| 2         RW         TEMP1_4         98         62         Reserved_0         t1_resol[1:0]   | TEMP1_4 98 62 Reserved_0  | 98 62 Reserved_0   | Reserved_0                                      |                                      |                       | t1_resol[1:(       | t1_resol[1:(        | sol[1:( | [0           |                 | t1_ratio[2:0]                 |                               |            | t1_filt[2:0]   |                  |               | t1_osr[3:0]   | r[3:0]          |                |
| 3         RW         TEMP2_4         99         63         Reserved_0         t2_resol[1:0]   | TEMP2_4 99 63 Reserved_0  | 99 63 Reserved_0   | Reserved_0                                      |                                      |                       | t2_resol[1:        | t2_resol[1:         | sol[1:  | 0]           |                 | t2_ratio[2:0]                 |                               |            | t2_filt[2:0]   |                  |               | t2_osr[3:0]   | r[3:0]          |                |
| 4 RW OPER 100 64 interrupt_mode fast_start int_cont_mode en_switch sel_t  | OPER 100 64 interrupt_mode fast_start int_cont_mode en_switch   | 100 64 interrupt_mode fast_start int_cont_mode en_switch | fast_start int_cont_mode en_switch              | fast_start int_cont_mode en_switch   | en_switch             | en_switch          | sel_t               |         |              | fifo_i          | fifo_interrupt_threshold[4:0] | ld[4:0]                       |            | fifo_m         | fifo_mode[1:0]   |               | delay[3:0]  | (3:0]           |                |
| 5 RW DAC_2 101 65 Reserved_0 dac_offset_com Reserved_0 dac_clip_h[2:0]  | DAC_2 101 65 Reserved_0 dac_offset_com Reserved_0               | 101 65 Reserved_0 dac_offset_com Reserved_0              | Reserved_0 dac_offset_com Reserved_0            | dac_offset_com Reserved_0            | Reserved_0            | da c_clip_h[2:0]   | da c_clip_h[2:0]    |         |              |                 | da c_cli p_1[2:0]             |                               | dac_t      | drv_vda        | drv_vdd_sel[1:0] | dac_buff_mode |   | dac_mode[2:0]   |                |
| 6 RW POST_GAIN_P 102 66   | POST_GAIN_P 102   |  | 9   |                                      |                       |                    |                     |         |              |                 | Resei                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 7 RW POST_GAIN_T1103 67   | POST_GAIN_T1 103  |  | 22  |                                      |                       |                    |                     |         |              |                 | Resei                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 8 RW POST_GAIN_T2 104 68  | POST_GAIN_T2 104  |  | 8   |                                      |                       |                    |                     |         |              |                 | Resei                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 9 RW Post_OFF_P 105 69  | Post_OFF_P 105  | 105  | 6   |                                      |                       |                    |                     |         |              |                 | Reser                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 10 RW Post_OFF_T1 106 6A  | Post_OFF_T1 106   | 106  | Pi -         |                                      |                       |                    |                     |         |              |                 | Reser                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 11 RW Post_OFF_T2 107 68  | Post_OFF_T2 107   |  | 8   |                                      |                       |                    |                     |         |              |                 | Reser                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 12 RW COM 108 6C Reserved_0   | COM 108 6C  | 108 6C   |   | Reserved_0                           | Reserved_0            | Reserved_0         |                     |         |              |                 | i2 c_daisy_on                 | i2 c_daisy_on en_spike_filter | Reserved_0 |                |                  | 12C programma | 12C programma ble address[6:1]  |                 |                |
| 13 RW LIMIT_1 109 6D  | LIMIT_1 109   | 109  | 9   |                                      |                       |                    |                     |         |              |                 | Reser                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 14 RW LIMIT_2 110 6E  | LIMIT_2 110   | 110  | 56  |                                      |                       |                    |                     |         |              |                 | Reser                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 15 RW LIMIT_3 111 6F  | LIMIT_3 111   | 111  | 55  |                                      |                       |                    |                     |         |              |                 | Resei                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 16 RW LIMIT_4 112 70  | LIMIT_4 112   | 112  | 0   |                                      |                       |                    |                     |         |              |                 | Resei                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 17 RW LIMIT_5 113 71  | LIMIT_5 113   | 113  | 1   |                                      |                       |                    |                     |         |              |                 | Resei                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| 18 RW LIMIT_6 114 72  | LIMIT_6 114   | 114  | 2   |                                      |                       |                    |                     |         |              |                 | Resei                         | Reserved_0                    |            |                |                  |               |   |                 |                |
| RW         INT_EN_0         115         73         Reserved_0         general_int_en         en_crc_com         en_crc_reg           num  | INT_EN_0 115 73 Reserved_0 general_int_en en_crc_com en_crc_reg | 115 73 Reserved_0 general_int_en en_crc_com en_crc_reg   | Reserved_0 general_int_en en_crc_com en_crc_reg | general_int_en en_crc_com en_crc_reg | en_crc_com en_crc_reg | reg                | Reserved_0 er       | ē       | en_adc_error | r en_calc_error | r en_sensor_error             | r en_phigh                    |            | en_thigh       | en_tlow          | en_ffull      | en_fempty   | en_fthr         | en_adc_done    |
| ZU         NW         INI_EN_1         ILD         /4         RESERVED         En_adc_UOI_L         En_adc_UOI_L <the< td=""><td>INT_EN_1 110 /4 KeServed_0</td><td>110 74 Reserved_0</td><td>Neselved_0</td><td></td><td></td><td>eu-adc_udu_tz eu-a</td><td>eu_auc_uaii_tz_eu_a</td><td>-<br/></td><td>ac_uall_t</td><td>t en_a ac_uan_t</td><td>en_sensol</td><td>en_sensor_chk[15:0]</td><td></td><td>en_carc_uarriz</td><td>en_carc_uar_tt</td><td>en_carc_uan_p</td><td>פוו סמר מאוד אין היד המרבחות באר מער מעוד אין אין היד המרבחות אין אין היד המרבחות אין אין היד המרבחות היד היד מ</td><td>en_carc_ovii_t1</td><td>en_carc_ovri_p</td></the<> | INT_EN_1 110 /4 KeServed_0                                      | 110 74 Reserved_0  | Neselved_0                                      |                                      |                       | eu-adc_udu_tz eu-a | eu_auc_uaii_tz_eu_a | -<br>   | ac_uall_t    | t en_a ac_uan_t | en_sensol                     | en_sensor_chk[15:0]           |            | en_carc_uarriz | en_carc_uar_tt   | en_carc_uan_p | פוו סמר מאוד אין היד המרבחות באר מער מעוד אין אין היד המרבחות אין אין היד המרבחות אין אין היד המרבחות היד היד מ | en_carc_ovii_t1 | en_carc_ovri_p |
| 22 RW RESERVED_1 118 76   | RESERVED_1 118  | 118  | 9   |                                      |                       |                    |                     |         |              |                 | space for cu                  | space for customer data       |            |                |                  |               |   |                 |                |
| 23 RW RESERVED_2 119 77   | RESERVED_2 119  |  | 4   |                                      |                       |                    |                     |         |              |                 | space for cu                  | space for customer data       |            |                |                  |               |   |                 |                |
| 24 RW RESERVED_3 120 78   | RESERVED_3 120  |  | 8   |                                      |                       |                    |                     |         |              |                 | space for cu                  | space for customer data       |            |                |                  |               |   |                 |                |
| 25 RW RESERVED_4 121 79   | RESERVED_4 121  |  | 6   |                                      |                       |                    |                     |         |              |                 | space for cu                  | space for customer data       |            |                |                  |               |   |                 |                |
| 26 RW RESERVED_5 122 7A   |   |  | A   |                                      |                       |                    |                     |         |              |                 | space for cu                  | space for customer data       |            |                |                  |               |   |                 |                |
| 27 RW RESERVED_6 123 78   | RESERVED_6 123  | 2_6 123 7B   | 8   |                                      |                       |                    |                     |         |              |                 | space for cu                  | space for customer data       |            |                |                  |               |   |                 |                |
| 28 RW RESERVED_7 124 7C   | RESERVED_7 124  |  | C   |                                      |                       |                    |                     |         |              |                 | space for cu                  | space for customer data       |            |                |                  |               |   |                 |                |
| 29 RW RESERVED_8 125 7D   | RESERVED_8 125  |  | 0   |                                      |                       |                    |                     |         |              |                 | space for cu                  | space for customer data       |            |                |                  |               |   |                 |                |
| 30 RW EN_CRC_4 126 7E   | EN_CRC_4 126  | 126  | 2E  |                                      |                       |                    |                     |         |              |                 | Reserved_0                    |                               |            |                |                  |               |   |                 | en_crc_p4      |
| 31 RW CRC_4 127 7F Reserved_0   | CRC_4 127 7F  | 127 7F   |   | Reserved_0                           | Reserved_0            | Reserved_0         | ed_0                |         |              |                 |                               |                               |            |                | crc_pi           | crc_page_4    |   |                 |                |
|   |   |  |   |                                      |                       |                    |                     |         |              |                 |                               |                               |            |                |                  |               |   |                 |                |

Table 1: User memory

# **TPS ULTRA LOW PRESSURE DIGITAL SENSOR**

Datasheet

| Page  | Word                  | Name                                   | Description  | Default value<br>during 16ms<br>time window |
|-------|-----------------------|--|--|---|
| 4     | DIG                   | reload                                 | Enables the reload of the memory to the register if CRC fails before a conversion  | 0x0   |
| 4     | PRES_4                | p_resol[1:0]                           | Number of bit sent during ADC read command for pressure  | 0x0   |
| 4     | PRES_4                | p_ratio[2:0]                           | Enable chopper for pressure measurment   | 0x0   |
| 4     | PRES_4                | p_filt[2:0]                            | Pressure filtering in autonomous mode  | 0x0   |
| 4     | PRES_4                | p_osr[3:0]                             | Pressure oversampling  | 0x0   |
| 4     | TEMP1_4               | t1_resol[1:0]                          | Number of bit sent during ADC read command for T1  | 0x0   |
| 4     | TEMP1_4               | t1_ratio[2:0]                          | Enable chopper for temperature 1 measurment  | 0x0   |
| 4     | TEMP1_4               | t1_filt[2:0]                           | Temperature 1 filtering in autonomous mode   | 0x0   |
| 4     | TEMP1_4               | t1_osr[3:0]                            | Temperature 1 oversampling   | 0x0   |
| 4     | TEMP2_4               | t2_resol[1:0]                          | Number of bit sent during ADC read command for T2  | 0x0   |
| 4     | TEMP2_4               | t2_ratio[2:0]                          | Enable chopper for temperature 2 measurment  | 0x0   |
| 4     | TEMP2_4               | t2_filt[2:0]                           | Temperature 2 filtering in autonomous mode   | 0x0   |
| 4     | TEMP2_4               | t2_osr[3:0]                            | Temperature 2 oversampling   | 0x0   |
| 4     | OPER<br>OPER          | interrupt_mode<br>fast_start           | interrupt mode behavior, interrupt_mode = 0 collecting by OR function, interrupt_mode = 1 update mode<br>Fast startup mode (keep biasing on & keep the oscillator powered). 0:Bias OFF; 1: Bias ON | 0x0<br>0x0                                  |
|       | OPER                  | _                                      |  |   |
| 4     |                       | int_cont_mode                          | Define the behavior of the interrupt pin while using thresholds detections. 0: Interrupt mode; 1: Continious mode Enables with exercise (witch with hydrogene). 0: Switch OEE: 1: Switch ON        | 0x0<br>0x0                                  |
| 4     | OPER<br>OPER          | en_switch                              | Enable switch operation (switch with hysteresis). 0: Switch OFF; 1: Switch ON  | 0x0   |
| 4     | OPER                  | sel_t<br>fifo_interrupt_threshold[4:0] | Selected output temperature (T1 or T2). 0: T1 selected; 1: T2 selected<br>Triggers the interrupt if n measurements are ready in the FIFO. 0: OFF; 1:threshold=131: Theshold=31                     | 0x0   |
| 4     | OPER                  | fifo_mode[1:0]                         | FIFO operation 0: off; 1: stop at FIFO full; 2,3: overwrite at FIFO full   | 0x00  |
| 4     | OPER                  | delay[3:0]                             | Delay between measurements used for the autonomous mode. 0:OFF (digital mode); Programmable between 0 to 60s   | 0x0   |
| 4     | DAC 2                 | dac_offset_comp_off                    | Offset compensation of the output buffer   | 0x0   |
| 4     | DAC_2<br>DAC_2        | dac_clip_h[2:0]                        | DAC upper voltage limit = 0.65 vdd + dac(2:0) x 0.05 vdd   | 0x0   |
| 4     | DAC_2                 | dac_clip_l[2:0]                        | DAC lower voltage limit = $dac(2:0) = 0.05 \times vdd$   | 0x0   |
| 4     | DAC_2<br>DAC_2        | dac_t                                  | Switching between temperature and pressure output to the DAC; 0 = pressure, 1 = temperature  | 0x0   |
| 4     | DAC_2<br>DAC_2        | drv_vdd_sel[1:0]                       | Program regulated vdd in case of high voltage supply   | 0x0   |
| 4     | DAC_2                 | dac buff mode                          | Switch between analog buffer and current buffer. 0: dac buffer for analog modes, 1: dac buffer for current loop application  | 0x0   |
| 4     | DAC_2                 | dac_mode[2:0]                          | Define the output behavior of the dac (ratiometric, 0-5V absolute, current loop)   | 0x0   |
| 4     | COM                   | i2c_daisy_on                           | Enable i2c daisy chain mode  | 0x0   |
| 4     | COM                   | en spike filter                        | Enable I2C internal 50ns spike filter  | 0x1   |
| 4     | СОМ                   | I2C programmable address[6:1]          | Optional I2C address bits 6:1; bit 0, the LSB, is determined by the CSB pin for Manifold configuration<br>(CSB=0 -> LSB=1; CSB=1 -> LSB=0)   | 0x3A  |
| 4     | INT EN                | general_int_en                         | If general int en is set to "0", all interrupt will be masked on INT pin or on I3C interface.  | 0x0   |
| 4     | INT_EN                | en crc com                             | Enable CRC check during communication  | 0x0   |
| 4     | INT EN                | en_crc_reg                             | Enable CRC check on the memory   | 0x0   |
| 4     | INT_EN                | en_adc_error                           | Global enable of ADC errors.   | 0x0   |
| 4     | INT_EN                | en_calc_error                          | Global enable of calculation errors.   | 0x0   |
| 4     | INT_EN                | en_sensor_error                        | Global enable of sensor errors.  | 0x0   |
| 4     | INT_EN                | en_phigh                               | Enable detection of pressure higher than the higher threshold  | 0x0   |
| 4     | INT_EN                | en_plow                                | Enable detection of pressure lower than the lower threshold  | 0x0   |
| 4     | INT_EN                | en_thigh                               | Enable detection of temperature higher than the higher threshold   | 0x0   |
| 4     | INT_EN                | en_tlow                                | Enable detection of temperature lower than the lower Threshold   | 0x0   |
| 4     | INT_EN                | en_ffull                               | Enable detection of FIFO containing 32 unread values   | 0x0   |
| 4     | INT_EN                | en_fempty                              | Enable detection of FIFO when all values are read back   | 0x0   |
| 4     | INT_EN                | en_fthr                                | Enable detection of FIFO containing n unread values  | 0x0   |
| 4     | INT_EN                | en_adc_done                            | Enable detection of a finished conversion  | 0x0   |
| 4     | INT_EN                | en_adc_udfl_t2                         | Enable ADC underflow check for temperature 2   | 0x0   |
| 4     | INT_EN                | en_adc_udfl_t1                         | Enable ADC underflow check for temperature 1   | 0x0   |
| 4     | INT_EN                | en_adc_udfl_p                          | Enable ADC underflow check for pressure  | 0x0   |
| 4     | INT_EN                | en_adc_ovfl_t2                         | Enable ADC overflow check for temperature 2  | 0x0   |
| 4     | INT_EN                | en_adc_ovfl_t1                         | Enable ADC overflow check for temperature 1  | 0x0   |
| 4     | INT_EN                | en_adc_ovfl_p                          | Enable ADC overflow check for pressure   | 0x0   |
| 4     | INT_EN                | en_calc_udfl_t2                        | Enable calculation underflow check for temperature 2   | 0x0   |
| 4     | INT_EN                | en_calc_udfl_t1                        | Enable calculation underflow check for temperature 1   | 0x0   |
| 4     | INT_EN                | en_calc_udfl_p                         | Enable calculation underflow check for pressure  | 0x0<br>0x0                                  |
| 4     | INT_EN                | en_calc_ovfl_t2                        | Enable calculation overflow check for temperature 2  |   |
|       | INT_EN                | en_calc_ovfl_t1                        | Enable calculation overflow check for temperature 1  | 0x0   |
|       | INT_EN                | en_calc_ovfl_p<br>en_sensor_chk[15:0]  | Enable calculation overflow check for pressure   | 0x0<br>0x0000                               |
| 4     |                       |  | Enable sensor check mask   | 0X0000                                      |
| 4     | INT_EN                |  |  | 00000                                       |
| · · · | INT_EN<br>CUST<br>CRC | space for customer data<br>en_crc_p4   | Customer memory space<br>Enable CRC on page 4  | 0x0000<br>0x0                               |

Table 2: User memory content and default values

#### 4.1.4 Operating Register (ALL BIT SET IN NVM BY USER)

Operating register can be accessed through the Read/Write REG commands, as well as with Read/Write-Operating commands. In the NVM via the Read/Write NVM commands.

The operating register does set various operating modes like the FIFO and the delay between the automatic measurements. As soon as the delay register is set (not off), the automatic measurement starts according to the setup in the configuration register. The delay means the delay between one measurement finished and the next measurement starting.

| Page User Word name | Addr  | ddr Data [15:0] |   |   |   |   |       |       |   |   |    |    |    |    |    |    |    |
|---------------------|---|-----------------|---|---|---|---|-------|-------|---|---|----|----|----|----|----|----|----|
|                     | Dec Hex   | 1               | 2 | 3 | 4 | 5 | 6     | 7     | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 4 RW OPER           | 100 64 interrupt_mode fast_start int_cont_mode en_switch sel_t fifo_interrupt_threshold[4:0] fifo_mode[1:0] |                 |   |   |   |   | delay | (3:0] |   |   |    |    |    |    |    |    |    |

Table 3: OPER register

|      |      |                               |   | Default value |
|------|------|-------------------------------|---|---------------|
| Page | Word | Name                          | Description   | during 16ms   |
|      |      |                               |   | time window   |
| 4    | OPER | interrupt_mode                | interrupt mode behavior, interrupt_mode = 0 collecting by OR function, interrupt_mode = 1 update mode             | 0x0           |
| 4    | OPER | fast_start                    | Fast startup mode (keep biasing on & keep the oscillator powered). 0:Bias OFF; 1: Bias ON                         | 0x0           |
| 4    | OPER | int_cont_mode                 | Define the behavior of the interrupt pin while using thresholds detections. 0: Interrupt mode; 1: Continious mode | 0x0           |
| 4    | OPER | en_switch                     | Enable switch operation (switch with hysteresis). 0: Switch OFF; 1: Switch ON                                     | 0x0           |
| 4    | OPER | sel_t                         | Selected output temperature (T1 or T2). 0: T1 selected; 1: T2 selected  | 0x0           |
| 4    | OPER | fifo_interrupt_threshold[4:0] | Triggers the interrupt if n measurements are ready in the FIFO. 0: OFF; 1:threshold=131: Theshold=31              | 0x00          |
| 4    | OPER | fifo_mode[1:0]                | FIFO operation 0: off; 1: stop at FIFO full; 2,3: overwrite at FIFO full  | 0x0           |
| 4    | OPER | delav[3:0]                    | Delay between measurements used for the autonomous mode, 0:OFF (digital mode); Programmable between 0 to 60s      | 0x0           |

Table 4: Operating register definition

"sel\_t" is needed to select which temperature we output on the communication interface and which temperature will be used to populate the FIFO. The main reason is to reduce the size of the FIFO. Even if temperature 2 is selected to populate the FIFO, T1 is always used to compensate the pressure.

|        | dela   | y[3:0] |        | Delay   |
|--------|--------|--------|--------|---------|
| bit[3] | bit[2] | bit[1] | bit[0] | Delay   |
| 0      | 0      | 0      | 0      | off     |
| 0      | 0      | 0      | 1      | 0 ms    |
| 0      | 0      | 1      | 0      | 1 ms    |
| 0      | 0      | 1      | 1      | 5 ms    |
| 0      | 1      | 0      | 0      | 10 ms   |
| 0      | 1      | 0      | 1      | 20 ms   |
| 0      | 1      | 1      | 0      | 50 ms   |
| 0      | 1      | 1      | 1      | 0.1 sec |
| 1      | 0      | 0      | 0      | 0.2 sec |
| 1      | 0      | 0      | 1      | 0.5 sec |
| 1      | 0      | 1      | 0      | 1 sec   |
| 1      | 0      | 1      | 1      | 2 sec   |
| 1      | 1      | 0      | 0      | 5 sec   |
| 1      | 1      | 0      | 1      | 10 sec  |
| 1      | 1      | 1      | 0      | 20 sec  |
| 1      | 1      | 1      | 1      | 60 sec  |

Table 5: Delay

As soon as the FIFO mode is 'ON' the FIFO starts the operation according to the mode set. To reset the FIFO, it has to be switched off.

The FIFO interrupt threshold can be chosen between 1.31 and initiates an interrupt as soon as the threshold number of samples is reached. If the threshold is off the interrupt is not activated.

### 4.1.5 Configuration Register

In the NVM, there are 3 distinct registers respectively for Pressure, Temperature 1 and Temperature 2. These registers can be accessed with Read/Write REG commands, as well as Read/Write Config commands. Value in the NVM is accessed through Read/Write NVM commands.

|   | IVM<br>Addr | User | Word name | Regi:<br>Ad | _   |      |  |  |  |        |                             |  | Data          | [15:0]       |  |              |             |             |  |  |  |
|---|-------------|------|-----------|-------------|-----|------|--|--|--|--------|-----------------------------|--|---------------|--------------|--|--------------|-------------|-------------|--|--|--|
|   | dec         |      |           | Dec         | Hex | [15] | [14]         [13]         [12]         [11]         [10]         [9]         [8]         [7]         [6]         [5]         [4]         [3]         [2]         [1]         [0] |  |  |        |                             |  |               |              |  |              |             |             |  |  |  |
| 4 | 1           | RW   | PRES_4    | 97          | 61  |      | Reserved_0         p_resol[1:0]         p_ratio[2:0]         p_filt[2:0]         p_osr[3:0]  |  |  |        |                             |  |               |              |  |              |             |             |  |  |  |
| 4 | 2           | RW   | TEMP1_4   | 98          | 62  |      | Reserved_0   |  |  |        | t1_resol[1:0] t1_ratio[2:0] |  |               | t1_filt[2:0] |  |              | t1_osr[3:0] |             |  |  |  |
| 4 | 3           | RW   | TEMP2_4   | 99          | 63  |      | Reserved_0 t2  |  |  | t2_res | ol[1:0]                     |  | t2_ratio[2:0] |              |  | t2_filt[2:0] |             | t2_osr[3:0] |  |  |  |

|      |         |               |   | Default value |
|------|---------|---------------|---|---------------|
| Page | Word    | Name          | Description   | during 16ms   |
|      |         |               |   | time window   |
| 4    | PRES_4  | p_resol[1:0]  | Number of bit sent during ADC read command for pressure | 0x0           |
| 4    | PRES_4  | p_ratio[2:0]  | Enable chopper for pressure measurment                  | 0x0           |
| 4    | PRES_4  | p_filt[2:0]   | Pressure filtering in autonomous mode                   | 0x0           |
| 4    | PRES_4  | p_osr[3:0]    | Pressure oversampling                                   | 0x0           |
| 4    | TEMP1_4 | t1_resol[1:0] | Number of bit sent during ADC read command for T1       | 0x0           |
| 4    | TEMP1_4 | t1_ratio[2:0] | Enable chopper for temperature 1 measurment             | 0x0           |
| 4    | TEMP1_4 | t1_filt[2:0]  | Temperature 1 filtering in autonomous mode              | 0x0           |
| 4    | TEMP1_4 | t1_osr[3:0]   | Temperature 1 oversampling                              | 0x0           |
| 4    | TEMP2_4 | t2_resol[1:0] | Number of bit sent during ADC read command for T2       | 0x0           |
| 4    | TEMP2_4 | t2_ratio[2:0] | Enable chopper for temperature 2 measurment             | 0x0           |
| 4    | TEMP2_4 | t2_filt[2:0]  | Temperature 2 filtering in autonomous mode              | 0x0           |
| 4    | TEMP2_4 | t2_osr[3:0]   | Temperature 2 oversampling                              | 0x0           |

#### Table 6: Configuration register

Table 7: Configuration register definition

The **ratio** is used to select different conversion ratios of temperature and pressure. The delay for automatic conversion is set in the operating register.

|        | ratio[2:0] |        | Ratio   |
|--------|------------|--------|---------|
| bit[2] | bit[1]     | bit[0] | P/T1/T2 |
| 0      | 0          | 0      | 1       |
| 0      | 0          | 1      | 2       |
| 0      | 1          | 0      | 4       |
| 0      | 1          | 1      | 8       |
| 1      | 0          | 0      | 16      |
| 1      | 0          | 1      | 32      |
| 1      | 1          | 0      | 64      |
| 1      | 1          | 1      | 64      |

Table 8 ratio between pressure and temperatures in automatic mode.

In case of FIFO update or FIFO full mode, the latest temperature is always copied to always have a pair of measurements in the FIFO.

In the phase where the timer triggers an event, but no conversion is scheduled due to all ratios ≥2.

One full measurement cycle corresponds to the acquisition of T2, T1 and P.

A ratio of "1" indicates that you perform 1 measurement over 1 cycle. A ratio of "2", indicates that you perform 1 measurement over 2 cycles.



Figure 2 Measurement cycles

Figure 2 shows the full measurement cycles (ADC acquisitions) when  $p_ratio=1$ ,  $t1_ratio=1 \& t2_ratio=1$ . The time between two measurement cycles ( $T_d$ ) is defined by delay[3:0].



Figure 3 Measurement cycles

Figure 3 shows the full measurement cycles (ADC acquisitions) when p\_ratio=1, t1\_ratio=4 & t2\_ratio=8.

The filter calculates an IIR average with the programmable coefficient k :

$$adc_{mean(n)} = adc_{mean(n-1)} - \frac{adc_{mean(n-1)}}{k} + \frac{adc}{k}$$

Which yields in a transfer function of:

$$H(z) = \frac{1}{k} * \frac{1}{1 - z^{-1} * \frac{k - 1}{k}}$$

The delay between the samples is defined by the update rate.

If the filter is switched on, the already available ADC value is used as the start value adc\_mean. This can be either the previous adc\_mean before the filter was turned off, or the value of the last ADC conversion done.

To restart the filter, switch it off, do a new conversion and switch it on again.

The settling time for a big jump to reach 90% of the final value is 2.2 x k samples.



Figure 4: Filter behavior of a noise signal jumping from 0 to 100 using k=0.8 and 32

|        | filt[2:0] |        | IIR Filter | noise reduction factor |
|--------|-----------|--------|------------|------------------------|
| bit[2] | bit[1]    | bit[0] | lik Filler | noise_reduction factor |
| 0      | 0         | 0      | off        | 1.00 +/- 0.00          |
| 0      | 0         | 1      | 2          | 1.73 +/- 0.07          |
| 0      | 1         | 0      | 4          | 2.65 +/- 0.21          |
| 0      | 1         | 1      | 8          | 3.87 +/- 0.50          |
| 1      | 0         | 0      | 16         | 5.54 +/- 1.00          |
| 1      | 0         | 1      | 32         | 8.20 +/- 1.20          |
| 1      | 1         | 0      | 64         | 11.95 +/- 2.00         |
| 1      | 1         | 1      | 128        | 15.82 +/- 2.70         |

The table here below shows the reduction factor on the rms noise:

Table 9 IIR filter.

Resol[1:0] defines how many bits are sent to the controller when a Read ADC command is sent. This means if p\_resol is 24-bit and t1\_resol is 16-bit, Read ADC T1 P would read first 16 bits of temperature followed by 24 bits of pressure. A Read ADC P with the same setup would read 24 bits of pressure.

| reso   | l[1:0] | Data length on |
|--------|--------|----------------|
| bit[1] | bit[0] | I/F            |
| 0      | 0      | 24 bit         |
| 0      | 1      | 16 bit         |
| 1      | 0      | 8 bit          |
| 1      | 1      | 8 bit          |

Table 10 resol: data length for communication.

The **OSR** defines the speed and noise of the ADC.

|        | OSR    | [3:0]  |        | Over     |
|--------|--------|--------|--------|----------|
| bit[3] | bit[2] | bit[1] | bit[0] | sampling |
| 0      | 0      | 0      | 0      | 0        |
| 0      | 0      | 0      | 1      | 1        |
| 0      | 0      | 1      | 0      | 2        |
| 0      | 0      | 1      | 1      | 3        |
| 0      | 1      | 0      | 0      | 4        |
| 0      | 1      | 0      | 1      | 5        |
| 0      | 1      | 1      | 0      | 6        |
| 0      | 1      | 1      | 1      | 7        |
| 1      | 0      | 0      | 0      | 8        |
| 1      | 0      | 0      | 1      | 9        |
| 1      | 0      | 1      | 0      | 9        |
| 1      | 0      | 1      | 1      | 9        |
| 1      | 1      | 0      | 0      | 9        |
| 1      | 1      | 0      | 1      | 9        |
| 1      | 1      | 1      | 0      | 9        |
| 1      | 1      | 1      | 1      | 9        |

Table 11: Over sampling ration (accuracy of the conversion)

During a conversion running or in the automatic mode, the 'write config' command is not accepted.

### 4.1.6 COM Register

The COM register, only contain the parameters for communication. The register is accessible with Read/Write REG commands. Value in the NVM is accessed through Read/Write REG commands.

| N    | M   | User | Word name | Register |      |   |  |  |  |  |  | Data | [15:0] |  |  |  |  |  |  |
|------|---|------|-----------|----------|------|---|--|--|--|--|--|------|--------|--|--|--|--|--|--|
| Page | Addr  | USEI | word name | Addr     |      | Data [15:0]   |  |  |  |  |  |      |        |  |  |  |  |  |  |
|      | dec   |      |           | Dec Hex  | [15] | [15]         [14]         [13]         [12]         [11]         [10]         [9]         [8]         [7]         [6]         [5]         [4]         [3]         [2]         [1]         [0] |  |  |  |  |  |      |        |  |  |  |  |  |  |
| 4    | 4 12 RW COM 108 6C Reserved_0 i2c_daisy_on en_spike_filter Reserved_0 12C programmable address[6:1] |      |           |          |      |   |  |  |  |  |  |      |        |  |  |  |  |  |  |
|      | T // /0 00// //   |      |           |          |      |   |  |  |  |  |  |      |        |  |  |  |  |  |  |

| Table 12: COM regis | er |
|---------------------|----|
|---------------------|----|

|      |       | Name                                     |  |             |  |  |
|------|-------|--|--|-------------|--|--|
| Page | Word  |  | Description  | during 16ms |  |  |
|      |       |  |  |             |  |  |
| 4    | COM   | i2c_daisy_on Enable i2c daisy chain mode |  | 0x0         |  |  |
| 4    | COM   | en_spike_filter                          | Enable I2C internal 50ns spike filter  | 0x1         |  |  |
| 4    | СОМ   | I2C programmable address[6:1]            | Optional I2C address bits 6:1; bit 0, the LSB, is determined by the CSB pin for Manifold configuration | 0x3A        |  |  |
| 4    | COIVI |  | (CSB=0 -> LSB=1; CSB=1 -> LSB=0)   | UX3A        |  |  |

Table 13: COM register definition

## 4.2 Calculation

### 4.2.1 Pressure Calculation:

$$P_{read} = P_{min} + \frac{P_DOUT_{read} - P_DOUT_{min}}{P_DOUT_{max} - P_DOUT_{min}} (P_{max} - P_{min})$$

 $P_{\rm min}\,$  and  $P_{\rm max}$  are minimum and maximum rating pressure in specified pressure unit on the specification.

 $P\_DOUT_{min}~$  and  $P\_DOUT_{max}$  are minimum and maximum digital counts on the specification.

 $P\_DOUT_{read} \text{ is digital reading from the output and } P_{read} \text{ is the converted pressure output based on } P\_DOUT_{read}.$ 



### 4.2.2 Temperature Calculation:

$$T_{read} = -20^{\circ}C + \frac{T1\_DOUT_{read} - T\_DOUT_{min}}{T\_DOUT_{max} - T\_DOUT_{min}} (105)$$

# **5 APPLICATION CIRCUIT**

# 5.1 Dual-port I2C



Figure 5: Application circuit Dual-port I2C

# **6 SERIAL DIGITAL INTERFACE**

TPS Low Pressure sensor has built the serial interface I2C.

There are commands, which trigger an internal action which may take more time than the command itself. This is mainly the case at PON, Reset, Refresh Register or if a Conversion is started. To keep a predictable behavior of the chip during a running conversion or in the automatic mode the configuration cannot be changed (Write Config is not accepted by the digital part). A new conversion cannot be started during a conversion running (Conversion command is not accepted by the digital part during this time).

The internal behavior can any time be monitored on SDO. The serial data output (SDO) is used to monitor the status of TPS Low Pressure Sensor digital core and to send the results requested by a command. The SDO can indicate various situations, depending on the state of the TPS Low Pressure Sensor digital core. Here are possible conditions and corresponding states of SDO:

- SDO = "1" when device is reset and is ready.
- SDO = "0" whenever a valid command is detected, SDO goes low for one clock cycle.
- SDO = "0" when device is busy, erase/write NVM, conversion, reset, refresh, POR.
- SDO during power-on-reset: Refer to dedicated chapter on Power on (PON).
- SDO has a different behavior in daisy chain mode application
- SDO output indicates only busy state and command recognition.

## 6.1 Command Structure

Size of each command is 1 byte (8 bits) as described in Table 14 below. ADC read command will return 24 bits result of the above requested finished conversion (P, T1, T2). All commands are the same and are explained in the next table.

|                      |         |         |         |         |         | User C  | omman   | ds      |                             |                |
|----------------------|---------|---------|---------|---------|---------|---------|---------|---------|-----------------------------|----------------|
| Commands             | bit [7] | bit [6] | bit [5] | bit [4] | bit [3] | bit [2] | bit [1] | bit [0] | Data MOSI                   | Data MISO      |
| Read Sensor ID       | 0       | 0       | 0       | 0       | 1       | 0       | 0       | CRC     | no data                     | + 8 data bytes |
| Reset                | 0       | 0       | 0       | 1       | 0       | 0       | 0       | CRC     | no data                     | no data        |
| Refresh              | 0       | 0       | 0       | 1       | 0       | 0       | 1       | CRC     | no data                     | no data        |
| Write Operating Mode | 0       | 0       | 0       | 1       | 0       | 1       | 0       | CRC     | +2 data bytes               | no data        |
| Read Operating Mode  | 0       | 0       | 0       | 1       | 0       | 1       | 1       | CRC     | no data                     | +2 data bytes  |
| Start automatic mode | 0       | 0       | 0       | 1       | 1       | 0       | 0       | CRC     | no data                     | no data        |
| Stop automatic mode  | 0       | 0       | 0       | 1       | 1       | 0       | 1       | CRC     | no data                     | no data        |
| Write Config         | 0       | 0       | 1       | 0       | 0       | A1      | A0      | CRC     | +2 data bytes               | no data        |
| Read Config          | 0       | 0       | 1       | 0       | 1       | A1      | A0      | CRC     | no data                     | +2 data bytes  |
| Conversion **        | 0       | 1       | 0       | 0       | 1       | 1       | 1       | CRC     | no data                     | no data        |
| Read ADC **          | 0       | 1       | 0       | 1       | T2      | T1      | Р       | CRC     | no data                     | Depends config |
| Write Interrupt Mask | 0       | 1       | 1       | 0       | 0       | A1      | A0      | CRC     | +2 data bytes               | no data        |
| Read Interrupt Mask  | 0       | 1       | 1       | 0       | 1       | A1      | A0      | CRC     | no data                     | +2 data bytes  |
| Write Interrupt Reg  | 0       | 1       | 1       | 1       | 0       | A1      | A0      | CRC     | +2 data bytes               | no data        |
| Read Interrupt Reg   | 0       | 1       | 1       | 1       | 1       | A1      | A0      | CRC     | no data                     | +2 data bytes  |
| Write NVM            | 1       | 0       | 0       | 0       | 0       | 1       | 1       | CRC     | +1 addr byte + 2 data bytes | no data        |
| Erase NVM            | 1       | 0       | 0       | 1       | 0       | 1       | 1       | CRC     | +1 addr byte                | no data        |
| Read NVM             | 1       | 0       | 1       | 0       | 0       | 1       | 1       | CRC     | +1 addr byte                | +2 data bytes  |
| Write Limits         | 1       | 1       | 0       | 0       | A2      | A1      | A0      | CRC     | +2 data bytes               | no data        |
| Read Limits          | 1       | 1       | 0       | 1       | A2      | A1      | A0      | CRC     | no data                     | +2 data bytes  |
| Write REG***         | 1       | 1       | 1       | 0       | 0       | 0       | 0       | CRC     | +1 addr byte + 2 data bytes | no data        |
| Read REG             | 1       | 1       | 1       | 0       | 0       | 0       | 1       | CRC     | +1 addr byte                | +2 data bytes  |

Table 14: User commands

\*\* Read ADC with all T2, T1 and P = 0 are invalid commands and will not be accepted by the controller. The command will not be acknowledged in the I2C mode

\*\*\* only page 4 can be accessed by the user.

### 6.2 I2C Interface

TPS Low Pressure sensor acts as an ordinary I2C Slave Device without Master capability. Supports both SDR Mode and HDR Mode.



Figure 6: TPS Low Pressure sensor I2C application circuit

TPS Low Pressure sensor has a hard coded I2C address following the Error! Reference source not found..

The  $\overline{c}$  in the address is defined with the complement of the value at the input of CSB pin. If CSB=1 then the address will be 1110'100x, while if the CSB=0 then the address will be 1110'101x.

| Dual-Port               | Base2     | Base10 | Base16 |
|-------------------------|-----------|--------|--------|
| Standard I2C address    | 1110'100x | 116    | x74    |
| Alternative I2C address | 0100'010x | 34     | x22    |

Table 155: Dual-Port I2C address

In I2C mode, I2C command write(R/W=0) with a valid address will always be acknowledged (ACK). However, invalid command won't be accepted, as described in Table 14. The command acceptance result will be reflected on SDO output.

# 6.3 Detailled Commands

### 6.3.1 Reset

Using a reset command during an ongoing NVM erase or write operation is not allowed!



Figure 7: I2C Reset command

#### 6.3.2 Write Config

Write config allows to configure raw/comp data, read resolution, ratio, filter and OSR of each measurement type separately. This command is not accepted during an ongoing conversion.

| Com  | mand | Register |           |         |     |     |  |
|------|------|----------|-----------|---------|-----|-----|--|
| Wr c | Page | User     | Word name | addr    |     |     |  |
| A1   | A0   |          |           |         | dec | hex |  |
| 0    | 0    | 4        | RW        | PRES_4  | 97  | 61  |  |
| 0    | 1    | 4        | RW        | TEMP1_4 | 98  | 62  |  |
| 1    | 0    | 4        | RW        | TEMP2_4 | 99  | 63  |  |
| 1    | 1    | -        | -         | -       | -   | -   |  |

Table 16: Write config command address vs register address



Figure 8: I2C write configuration register command

### 6.3.3 Read Config

Read config allows to verify the written configuration.

| Com   | mand | Register |           |         |     |     |  |
|-------|------|----------|-----------|---------|-----|-----|--|
| Rd co | Page | User     | Word name | addr    |     |     |  |
| A1    | A0   |          |           |         | dec | hex |  |
| 0     | 0    | 4        | RW        | PRES_4  | 97  | 61  |  |
| 0     | 1    | 4        | RW        | TEMP1_4 | 98  | 62  |  |
| 1     | 0    | 4        | RW        | TEMP2_4 | 99  | 63  |  |
| 1     | 1    | -        | I         | -       | I   | -   |  |

Table 17: read config command address vs register address



Figure 9: I2C read configuration register command

### 6.3.4 Write REG

This command allow writing into the register map.

The address range for this command is from 96 to 127.

Burst mode is implemented for this command.



Figure 10: I2C write REG command

In case CRC and burst mode is used, the CRC is sent after every 2 data bytes.

#### 6.3.5 Read REG

This command allows reading the register map.

The address range for this command is from 96 to 127.

Burst mode is implemented for this command.



Figure 11: I2C read REG command

With CRC, the data packet will be sent in the following order and still operates in a burst mode.

- Read-out data MSB, Read-out data LSB, CRC, Read-out data MSB, Read-out data LSB, CRC ...

#### 6.3.6 Conversion

An ADC conversion is started using a conversion command. After the command is recognized by the chip SDO goes low. SDO goes high again when conversion is completed. The conversions time is depending on the OSR.

The result of the conversion is transferred to the data register after the conversion. It is possible to trigger on the rising edge of SDO to get the time when the operation is finished. This command is not accepted during an ongoing conversion.



Figure 12: I2C conversion command

### 6.3.7 Read ADC

The ADC read command retrieves the result of a conversion command, and its behavior is influenced by several configuration bits:

- 1. The settings of the T2, T1, and P flags within the command itself.
- 2. The data read length can be configured in the operating register using t2\_resol, t1\_resol, and p\_resol.

After power up and in FIFO "off" mode, attempting to read the ADC without any prior conversion will yield all zeros. However, after a conversion is completed, the last conversion result will be read.

When FIFO is empty, reading will yield all zeros regardless of whether FIFO update mode or FIFO full mode is activated,

The temperature conversions will be executed first, followed by the pressure conversion. As soon as the three conversions are done, the computation engine is triggered. All data are then available and can be read out by a read ADC command.

Reading data while the commanded conversion session is still ongoing will return previous values for all requested data. This precaution is taken to prevent the possibility of returning corrupt data resulting from concurrent write and read operations. The host should only read data after the conversion process has fully completed.



Figure 13: I2C read ADC

#### . Alias description



#### Package Type and Porting

| С | SOIC-16 w/ dual vertical porting   |
|---|------------------------------------|
| В | SOIC-16 w/ dual horizontal porting |

Notes :

- 1. Minimum pressure is negative value of maximum pressure
- 2. Minimum pressure is 0 mbar.